Senior Asic Design Engineer – Rtl, Synthesis

2 days ago

toronto county, canada Btadesignservices Full-time
Seeking a Senior ASIC Design Engineer for AI/HPC SOCs, involving system to spec translation and synthesis constraint development. Requires 8+ years of ASIC design experience, Verilog/System Verilog proficiency, and lab troubleshooting skills.