Senior Asic Design Engineer – Rtl, Synthesis
2 days ago
toronto county, canada
Technology Design Company
Full-time
Free with email or Google
Save this job and keep your search organized
Create a free account to save jobs, create alerts and return to this listing from your dashboard.
Free with email or Google
By continuing, you agree to our Terms & Privacy Policy.
Seeking an experienced ASIC Design Engineer in Toronto to translate requirements into architecture specifications and design complex RTL logic. Must be proficient in Verilog/System Verilog and system-level troubleshooting.