System-on-Chip Design Engineer
3 weeks ago
The successful candidate(s) will focus on Design and Verification flow development. This will involve learning and automation work on any number of tasks throughout the ASIC development cycle.
Design Flow Tasks:
- Perform logic design for the integration of cell libraries, functional units and sub-systems into SoC full chip designs
- Perform Register Transfer Level (RTL) design and simulation for SoCs
- Contribute to the development of multidimensional designs involving the layout of complex integrated circuits
- Perform all aspects of the SoC design flow from high-level design synthesis to place and route, timing and power to create a design database that is ready for manufacturing.
- Analyze equipment to establish operation infrastructure, conduct experimental tests, and evaluates results.
Verification Flow Tasks:
- Ensure that the SoC meets the quality needs and requirements of our internal and external customers
- Work closely with a wide variety of system disciplines (SoC designers, micro-architects, firmware, etc.) in order to understand the use cases and to create a test and execution plan, ensuring that Solidigm’s products will be successful
- Use industry-standard methodologies such as UVM, embedded C-based FW co-simulation, and formal property verification
- Continuously investigate new tools and technologies
Qualifications
We are looking for enthusiastic individuals with outstanding communication skills, and a desire to learn. The candidate must have a strong interest in working with people to solve problems.
Minimum Qualifications for junior positions:
Strong debugging and problem-solving skills
Excellent written and verbal communication skills
Linux and Git experience
Languages: Python, Make, SystemVerilog (or VHDL)
Project-based teamwork experience
Fundamental digital logic design skills
Object-oriented programming experience
Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent
Additional Valued Qualifications:
Leadership skills
Deeper understanding and experience with ASIC Design and/or Verification methodologies.
Experience with Open Source and CI/CD
-
System-on-Chip Design Engineer
4 days ago
Vancouver, Canada eTeam Full timeJob Title: SoC Design Engineer/ SoC Verification EngineerLocation: Vancouver, BC V6P 6N6 Duration: 12+ Months Pay Rate: CAD $60/hr on T4 (All inclusive)Job Description:A design-focused ASIC engineer will: • Perform logic design for the integration of cell libraries, functional units and sub-systems into SoC full chip designs • Perform Register Transfer...
-
System-on-Chip Design Engineer
3 weeks ago
Vancouver, Canada eTeam Full timeJob Title: SoC Design Engineer/ SoC Verification Engineer Location: Vancouver, BC V6P 6N6 Duration: 12+ Months Pay Rate: CAD $60/hr on T4 (All inclusive)Job Description:A design-focused ASIC engineer will: • Perform logic design for the integration of cell libraries, functional units and sub-systems into SoC full chip designs • Perform Register Transfer...
-
System-on-Chip Design Engineer
3 weeks ago
Vancouver, Canada eTeam Full timeJob Title: SoC Design Engineer/ SoC Verification Engineer Location: Vancouver, BC V6P 6N6 Duration: 12+ Months Pay Rate: CAD $60/hr on T4 (All inclusive) Job Description: A design-focused ASIC engineer will: • Perform logic design for the integration of cell libraries, functional units and sub-systems into SoC full chip designs • Perform Register...
-
System-on-Chip Design Engineer
3 weeks ago
Vancouver, Canada eTeam Full timeJob Title: SoC Design Engineer/ SoC Verification Engineer Location: Vancouver, BC V6P 6N6 Duration: 12+ Months Pay Rate: CAD $60/hr on T4 (All inclusive) Job Description: A design-focused ASIC engineer will: • Perform logic design for the integration of cell libraries, functional units and sub-systems into SoC full chip designs • Perform Register...
-
System-on-Chip Design Engineer
3 weeks ago
Vancouver, Canada eTeam Full timeJob Title: SoC Design Engineer/ SoC Verification Engineer Location: Vancouver, BC V6P 6N6 Duration: 12+ Months Pay Rate: CAD $60/hr on T4 (All inclusive) Job Description: A design-focused ASIC engineer will: • Perform logic design for the integration of cell libraries, functional units and sub-systems into SoC full chip designs • Perform Register...
-
System-on-Chip Design Engineer
3 weeks ago
Vancouver, Canada eTeam Full timeThe successful candidate(s) will focus on Design and Verification flow development . This will involve learning and automation work on any number of tasks throughout the ASIC development cycle. Design Flow Tasks: Perform logic design for the integration of cell libraries, functional units and sub-systems into SoC full chip designs Perform Register...
-
Design Verification Engineer System Verilog
2 weeks ago
Vancouver, Canada Epsilon Solutions Ltd. Full timeJob Title:: Design Verification Engineer System Verilog Job Location:: Vancouver, BC(Hybrid) Mode of hiring: Full timeKey Responsibilities:Utilize hands-on experience in System Verilog, UVM, and Testbench development to facilitate the verification process.Perform thorough debugging and troubleshooting to identify and resolve issues efficiently.Conduct...
-
Design Verification Engineer System Verilog
2 weeks ago
Vancouver, Canada Epsilon Solutions Ltd. Full timeJob Title:: Design Verification Engineer System Verilog Job Location:: Vancouver, BC(Hybrid) Mode of hiring: Full time Key Responsibilities: Utilize hands-on experience in System Verilog, UVM, and Testbench development to facilitate the verification process. Perform thorough debugging and troubleshooting to identify and resolve issues efficiently....
-
Design Verification Engineer System Verilog
1 week ago
Vancouver, Canada Epsilon Solutions Ltd. Full timeJob Title:: Design Verification Engineer System Verilog Job Location:: Vancouver, BC(Hybrid) Mode of hiring: Full timeKey Responsibilities:Utilize hands-on experience in System Verilog, UVM, and Testbench development to facilitate the verification process.Perform thorough debugging and troubleshooting to identify and resolve issues efficiently.Conduct...
-
Design Verification Engineer System Verilog
1 week ago
Vancouver, BC, Canada Epsilon Solutions Ltd. Full timeJob Title:: Design Verification Engineer System Verilog Job Location:: Vancouver, BC(Hybrid) Mode of hiring: Full time Key Responsibilities: Utilize hands-on experience in System Verilog, UVM, and Testbench development to facilitate the verification process. Perform thorough debugging and troubleshooting to identify and resolve issues efficiently. ...
-
Design Verification Engineer
3 weeks ago
Vancouver, Canada Wipro Full timeJob Title: Lead Design Verification Engineer (4 openings) Duration: Fulltime Location: Vancouver, British Columbia, Canada (Onsite only) Experience: 8 to 15 yearsJob Description: Experience in SOC level verification. Experience in PCie or Nvme. Experience with SV-UVM methodology. Experience on developing testbench and all TB components. Experience on...
-
Design Verification Engineer
3 weeks ago
Vancouver, Canada Wipro Full timeJob Title: Lead Design Verification Engineer (4 openings) Duration: Fulltime Location: Vancouver, British Columbia, Canada (Onsite only) Experience: 8 to 15 years Job Description: Experience in SOC level verification. Experience in PCie or Nvme. Experience with SV-UVM methodology. Experience on developing testbench and all TB components. Experience on...
-
Design Verification Engineer
3 weeks ago
Vancouver, Canada Wipro Full timeJob Title: Lead Design Verification Engineer (4 openings) Duration: Fulltime Location: Vancouver, British Columbia, Canada (Onsite only) Experience: 8 to 15 years Job Description: Experience in SOC level verification. Experience in PCie or Nvme. Experience with SV-UVM methodology. Experience on developing testbench and all TB components. Experience on...
-
Design Verification Engineer
3 weeks ago
Vancouver, Canada Wipro Full timeJob Title: Lead Design Verification Engineer (4 openings) Duration: Fulltime Location: Vancouver, British Columbia, Canada (Onsite only) Experience: 8 to 15 years Job Description: Experience in SOC level verification. Experience in PCie or Nvme. Experience with SV-UVM methodology. Experience on developing testbench and all TB components. Experience on...
-
Design Verification Engineer
3 weeks ago
Vancouver, Canada Wipro Full timeJob Title: Lead Design Verification Engineer (4 openings) Duration: Fulltime Location: Vancouver, British Columbia, Canada (Onsite only) Experience: 8 to 15 years Job Description: Experience in SOC level verification. Experience in PCie or Nvme. Experience with SV-UVM methodology. Experience on developing testbench and all TB components. Experience on...
-
Design Verification Engineer
4 weeks ago
Vancouver, Canada Wipro Full timeJob Title: Lead Design Verification Engineer (4 openings)Duration: FulltimeLocation: Vancouver, British Columbia, Canada (Onsite only)Experience: 8 to 15 yearsJob Description:Experience in SOC level verification.Experience in PCie or Nvme.Experience with SV-UVM methodology.Experience on developing testbench and all TB components.Experience on high-speed...
-
Design Verification Engineer
3 weeks ago
Vancouver, Canada Wipro Full timeJob Title: Lead Design Verification Engineer (4 openings)Duration: FulltimeLocation: Vancouver, British Columbia, Canada (Onsite only)Experience: 8 to 15 yearsJob Description:Experience in SOC level verification.Experience in PCie or Nvme.Experience with SV-UVM methodology.Experience on developing testbench and all TB components.Experience on high-speed...
-
Design Verification Engineer
3 weeks ago
Vancouver, BC, Canada Wipro Full timeJob Title: Lead Design Verification Engineer (4 openings) Duration: Fulltime Location: Vancouver, British Columbia, Canada (Onsite only) Experience: 8 to 15 years Job Description: Experience in SOC level verification. Experience in PCie or Nvme. Experience with SV-UVM methodology. Experience on developing testbench and all TB components. Experience...
-
Design Verification Engineer
4 weeks ago
Vancouver, Canada Wipro Full timeJob Title: Lead Design Verification Engineer (4 openings)Duration: FulltimeLocation: Vancouver, British Columbia, Canada (Onsite only)Experience: 8 to 15 yearsJob Description:Experience in SOC level verification.Experience in PCie or Nvme.Experience with SV-UVM methodology.Experience on developing testbench and all TB components.Experience on high-speed...
-
Design Verification Engineer
3 weeks ago
Vancouver, Canada Wipro Full timeJob Title: Lead Design Verification Engineer (4 openings)Duration: FulltimeLocation: Vancouver, British Columbia, Canada (Onsite only)Experience: 8 to 15 yearsJob Description:Experience in SOC level verification.Experience in PCie or Nvme.Experience with SV-UVM methodology.Experience on developing testbench and all TB components.Experience on high-speed...
