Current jobs related to Formal Verification Engineer, Senior Staff - Markham - Nutanix
-
Lead Formal Verification Engineer
2 weeks ago
Markham, Canada AMD Full timeJoin to apply for the Lead Formal Verification Engineer role at AMD 1 day ago Be among the first 25 applicants Join to apply for the Lead Formal Verification Engineer role at AMD Get AI-powered advice on this job and more exclusive features. This range is provided by AMD. Your actual pay will be based on your skills and experience — talk with your...
-
Lead Formal Verification Engineer
2 weeks ago
Markham, Canada AMD Full timeJoin to apply for the Lead Formal Verification Engineer role at AMD 1 day ago Be among the first 25 applicants Join to apply for the Lead Formal Verification Engineer role at AMD Get AI-powered advice on this job and more exclusive features. This range is provided by AMD. Your actual pay will be based on your skills and experience — talk with your...
-
Formal Verification Engineer
3 days ago
Markham, Ontario, Canada LanceSoft, Inc. Full timeJob Title- Formal Verification EngineerJob Location- Onsite/Hybrid if near Markham, Ontario. Otherwise ok to be 100% remoteProject Duration- 11 MonthsJob DescriptionTop 3-5 must have skills:• Experience with System Verilog Assertions, SystemVerilog / Verilog• VCS/DVE familiarity is necessary and experience with formal tools like VC-Formal/Jasper• Test...
-
Formal Verification Engineer
2 days ago
Markham, Canada ObjectWin Technology Full timeOpen to Onsite/Hybrid if near Markham, Ontario. Otherwise ok to be 100% remote Top 3-5 must have skills Experience with System Verilog Assertions, SystemVerilog / Verilog VCS/DVE familiarity is necessary and experience with formal tools like VC-Formal/Jasper Test plan execution, development, and debug testbench and/or design issues using formal tools and...
-
Formal Verification Engineer
12 hours ago
Markham, Canada ObjectWin Technology Full timeOpen to Onsite/Hybrid if near Markham, Ontario. Otherwise ok to be 100% remote Top 3-5 must have skills Experience with System Verilog Assertions, SystemVerilog / Verilog VCS/DVE familiarity is necessary and experience with formal tools like VC-Formal/Jasper Test plan execution, development, and debug testbench and/or design issues using formal tools and...
-
Formal Verification Engineer
3 days ago
Markham, Ontario, Canada Net2Source (N2S) Full time**Join a Global Leader in Workforce Solutions - Net2Source Inc.Who We Are**Net2Source Inc. isn't just another staffing company, we're a powerhouse of innovation, connecting top talent with the right opportunities. Recognized for 300% growth in the past three years, we operate in 34 countries with a global team of 5,500+. Our mission? To bridge the talent gap...
-
Lead Formal Verification Engineer
3 weeks ago
Markham, Canada Advanced Micro Devices Full timeWHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next‑generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create...
-
Lead Formal Verification Engineer
3 weeks ago
Markham, Canada Advanced Micro Devices Full timeWHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next‑generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create...
-
Lead Formal Verification Engineer
2 weeks ago
Markham, Canada Advanced Micro Devices Full timeWHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next‑generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create...
-
Lead Formal Verification Engineer
1 week ago
Markham, Ontario, Canada AMD Full timeWHAT YOU DO AT AMD CHANGES EVERYTHINGAt AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create...
Formal Verification Engineer, Senior Staff
1 month ago
Company: Qualcomm Europe, Inc., Greek Branch Office Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary: As a leading technology innovator, Qualcomm pushes the boundaries of what’s possible to enable next‑generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm GPU ASIC Engineer you may architect, design, implement, verify, and/or optimize the performance and power of GPU cores. Qualcomm Engineers collaborate with cross‑functional teams to meet and exceed customer needs. Minimum Qualifications: Verificationskills: Formal verification (Static) and Dynamic (simulations) Formal tools – Jasper, VC-formal, OneSpin, QuestaFormal SystemVerilog/SVA, Verilog or VHDL, Scripting skills Preferred Qualifications: Knowledge of abstractions, constraints, equivalence checking etc. Apps in formal tools (Low power, X-prop, Connectivity checking etc.) Design debug, Deep bug hunting Design knowledge of CPU, GPU, Bus/Noc/Interconnect, Memory Controllers, Caches Principal Duties and Responsibilities: Deploying Industry-Leading Verification Methodologies Test plan development based on Design documents and interaction with design/systems engineers Writing and debugging SystemVerilog assertions Analyzing coverage data and working with Design teams to address coverage holes Develop/augment framework for running regressions Running/Debugging Power aware simulations Debugging regression failures with design/Systems teams Support integration of design in higher-level subsystem including test planning, test vector delivery, and debug of test vectors at the integration level Python/Perl automation for improving workflows and team efficiency Participate in project reviews Level of Responsibility: Provides supervision/guidance to other team members. Decision-making is significant in nature and affects work beyond immediate work group. Tasks do not have defined steps; planning, problem‑solving, and prioritization must occur to complete the tasks effectively. Requires verbal and written communication skills to convey complex information. Has influence over key organizational decisions (e.g., is consulted by senior leadership to make key decisions). Minimum Educational and Experience Requirements: Bachelor’s degree in Science, Engineering, or related field and 6+ years of ASIC design, verification, validation, integration, or related work experience. Master’s degree in Science, Engineering, or related field and 5+ years of ASIC design, verification, validation, integration, or related work experience. PhD in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience. *References to a particular number of years experience are for indicative purposes only. Applications from candidates with equivalent experience will be considered, provided that the candidate can demonstrate an ability to fulfill the principal duties of the role and possesses the required competencies. Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, Qualcomm is committed to providing an accessible process. You may e‑mail for assistance. If you would like more information about this role, please contact Qualcomm Careers. #J-18808-Ljbffr