FPGA RTL Design Engineer
7 hours ago
Winnipeg, Manitoba, Canada
Fidus Systems
Full-time
Free with email or Google
Save this job and keep your search organized
Create a free account to save jobs, create alerts and return to this listing from your dashboard.
Free with email or Google
By continuing, you agree to our Terms & Privacy Policy.
Design complex FPGA systems at Fidus using RTL, Verilog, and VHDL while collaborating with customers and cross-functional engineering teams in Canada.
As an FPGA Designer, you will define architectures, implement RTL, integrate IP, run simulations, close timing, and support lab bring-up. Your work spans video, communications, storage, and signal processing applications. You will use Xilinx and Intel devices and tools while producing documented, high-quality designs.
Key Responsibilities:
Develop FPGA and CPLD architectures with customers and Fidus teams Implement RTL, integrate IP, simulate designs, and close timing Conduct design reviews against requirements and quality standards Test and debug prototypes in the laboratory Author test plans, design descriptions, and user documentation Requirements:
Minimum five years designing FPGAs with RTL, Verilog, or VHDL Experience with Xilinx or Altera families and tool flows Knowledge of SystemVerilog, Vivado, Quartus, or ModelSim Experience with verification, test benches, simulations, and timing closure B.A.Sc., B.Eng., or equivalent degree and fluent English Apply FPGA architecture, RTL implementation, verification, and timing closure skills to complex client systems at Fidus.
Develop FPGA and CPLD architectures with customers and Fidus teams Implement RTL, integrate IP, simulate designs, and close timing Conduct design reviews against requirements and quality standards Test and debug prototypes in the laboratory Author test plans, design descriptions, and user documentation Requirements:
Minimum five years designing FPGAs with RTL, Verilog, or VHDL Experience with Xilinx or Altera families and tool flows Knowledge of SystemVerilog, Vivado, Quartus, or ModelSim Experience with verification, test benches, simulations, and timing closure B.A.Sc., B.Eng., or equivalent degree and fluent English Apply FPGA architecture, RTL implementation, verification, and timing closure skills to complex client systems at Fidus.