Serdes Project Manager

Since 1992, Ciena has been driven by a relentless pursuit of network innovation. We believe in a network that grows smarter, more agile, and more responsive every day. This means that when you digitally interact in your world - picking up the phone, streaming video, texting a friend or loved one - your interactions are being enabled by Ciena technologies. Ciena makes your social / entertainment / business existence REAL.

Do you really enjoy paid time off?

Find out about our FLEX PTO and company shutdowns so you can rejuvenate and reenergize.

Are you looking to earn extra income to work with your friends?

Bring your friends with you on this new career opportunity and get rewarded for referring great talent The openings are limitless and YOU earn cash for every eligible referral we hire.

Then Unlock your potential at Ciena

What will you do at Ciena as a Serdes Project Manager?

To further strengthen our team, we are looking for a SerDes Project Manager who will be involved in organizing the development of advanced high-speed analog circuits in the latest deep-submicron CMOS and/or BiCMOS technologies. As Project Engineering Manager you will participate in the management of mixed-signal IP projects, working across many technical discipline boundaries including system design, DSP, digital design, analog design, firmware, and characterization plus qualification to industry specs. Responsibilities of the role are outlined below in more detail:
**Responsibilities**:
- Management of a complex SERDES development project involving multiple teams across the system, analog, digital, packaging, firmware, and test development.- Key responsibilities will include maintaining a top-level schedule overview accounting for sub-deliverables and interdependencies tasks between the teams- Authority to make technical or priority calls for the sub-teams to protect the schedule and quality as well as to prevent work blockages due to inter-team dependencies- On-going tracking of requirements, schedule, and critical task closure through advanced tools such as Jama, Jira, and MS Project.- Convene regular project reviews to ensure sub-teams have a forum to provide progress updates together and to minute these meetings with appropriate tracked action items.- Provide regular high-level program status updates to management highlighting any concerns such as resourcing levels or issues that need to be resolved outside of program-specific decisions- Participate in the complex block and/or chip planning and architecture studies- Create clear project scope documentation and milestone definitions- Convene project kick-off and regular milestones tracking meetings with cross-functional teams- Maintain project plans and resource reports- Participate in design reviews and ensure that all quality checks are completed- Co-ordinate the production of IP Test Chips- Review silicon characterization reports, and design verification reports- Define and co-ordinate IP product releases- Manage product updates triggered silicon process updates, design updates, and customer feedback- Work toward improving design efficiency and achieving the highest possible quality metrics

What technical experience and personal skills are required for this role?- Electrical or computer engineering, computer science, or other applicable scientific degrees at the BEng/BSc, MEng/MSc, or Ph.D. level.- Familiarity with integrated circuit design and design verification.- Experience leading designs in advanced BiCMOS and/or CMOS technology with a minimum of 7 years of industrial experience.- Familiarity with integrated circuit design and design verification.- Familiarity with the development process for ASIC designs.- Familiarity with Project Management and Planning tasks- Good written and verbal communication skills- Familiarity with MS Project and MS Excel- A highly motivated self-starter, able to work independently, while being a great teammate- Ability to methodically address sophisticated technical problems- Excellent organization and interpersonal skills- A history of successful analog circuit product deliveries.

What additional assets can help me in this role?- Experience with 2.5D or 3D E-M tools such as HFSS or EMX- Experience with team leadership within an analog macro design group- Design experience for complex analog macro-IP solutions using tools such as MatLab and/or C++- Experience with mixed-signal design validation using state-of-the-art probing and test equipment.

LI-CN

At Ciena, we are committed to building and fostering an environment in which our employees feel respected, valued, and heard. Ciena values the diversity of its workforce and respects its employees as individuals. We do not tolerate any form of discrimination.

If contacted in relation to a job opportunity, please advise Ciena of any accommodation measures you may require.