Senior Timing Signoff Solutions Architect
2 days ago
Toronto, ON, Canada
Cadence
Full-time
Free with email or Google
Save this job and keep your search organized
Create a free account to save jobs, create alerts and return to this listing from your dashboard.
Free with email or Google
By continuing, you agree to our Terms & Privacy Policy.
Lead timing signoff engagements at Cadence using advanced-node STA expertise, scripting, and customer-focused technical leadership across Washington.
This senior architect guides adoption of Cadence signoff, timing closure, and AgenticAI features across advanced nodes. The work connects customers, partners, design teams, R&D, and Product Engineering. You will influence tool enhancements, optimize flows, and support customer success through complex technical programs.
Key Responsibilities:
Lead customer and partner technical engagements for Cadence signoff adoption Guide timing signoff, closure, and AgenticAI adoption across advanced nodes Drive benchmarks, flow optimizations, and deployment methodologies Partner with R&D and Product Engineering on tool enhancements Represent Cadence through forums, papers, and keynote presentations Requirements:
15+ years in IC design implementation and signoff Expertise in advanced-node STA, ECOs, and digital design fundamentals Knowledge of UPF, constraints debugging, hierarchical, and 3DIC STA Proficiency in Tcl, Python, Perl, and flow customization BS or MS in Electrical or Computer Engineering Apply advanced STA, scripting, and signoff leadership to Cadence customer engagements, closure solutions, and technical innovation.
Lead customer and partner technical engagements for Cadence signoff adoption Guide timing signoff, closure, and AgenticAI adoption across advanced nodes Drive benchmarks, flow optimizations, and deployment methodologies Partner with R&D and Product Engineering on tool enhancements Represent Cadence through forums, papers, and keynote presentations Requirements:
15+ years in IC design implementation and signoff Expertise in advanced-node STA, ECOs, and digital design fundamentals Knowledge of UPF, constraints debugging, hierarchical, and 3DIC STA Proficiency in Tcl, Python, Perl, and flow customization BS or MS in Electrical or Computer Engineering Apply advanced STA, scripting, and signoff leadership to Cadence customer engagements, closure solutions, and technical innovation.