Current jobs related to Staff ASIC Verification Engineer - Ottawa Ontario HB, Montréal - Infinera
-
ASIC Digital Design Verification
4 days ago
Ottawa, Ontario, H2B, Montréal, Canada Synopsys Full timeCategory Engineering Hire Type Employee Job ID 6961 Remote Eligible No Date Posted 16/10/2024 ASIC Digital Design Verification - Staff EngineerSynopsys is a worldwide leading supplier of semiconductor IP, which is used by our customers to design semiconductor integrated circuits. The product portfolio includes IP components and subsystems for Security, USB,...
-
Ottawa, Ontario, H2B, Montréal, Canada Synopsys Full timeCategory Engineering Hire Type Employee Job ID 6995 Remote Eligible No Date Posted 16/10/2024 ASIC Digital Design/Verification, Senior EngineerSeeking a highly motivated and innovative experience digital design engineer with knowledge of ASIC development, modeling, and digital signal processing. Strong theoretical and practical background in high-speed...
-
ASIC Digital Design Intern
1 month ago
Ottawa, Ontario, H2B, Montréal, Canada Synopsys Full timeAs an intern at Synopsys, you will have the opportunity to gain hands-on experience while working alongside industry professionals. You will build and refine skills relevant to your major and future career. The Synopsys intern program emphasizes integrating our interns, allowing you to work hand-in hand with mentors and colleagues on your team. Your...
-
Ottawa, Ontario, H2B, Montréal, Canada Synopsys Full timeStarting in early 2025, this 8 to 16 month internship position is for Master's students enrolled in Electronics/Computer/Electrical Engineering Program. Role is based in our Mississauga office.You Are:You are a motivated and eager Master's student enrolled in an Electronics, Computer, or Electrical Engineering program with a strong focus on digital...
-
Ottawa, Ontario, H2B, Montréal, Canada Synopsys Full timeCategory Engineering Hire Type Defined Term Emp. Job ID 6795 Remote Eligible Yes Date Posted 22/10/2024 ASIC or FPGA Digital Design, Staff or Sr.Staff EngineerKey QualificationsBSEE or MSEE with relevant digital design experience in the industryMust be familiar with Verilog and VCS.Good knowledge of back-end synthesis tools DC/PT is desirable.Scripting...
-
ASIC Digital Design, Sr. Staff
4 days ago
Ottawa, Ontario, H2B, Montréal, Canada Synopsys Full timeCategory Engineering Hire Type Employee Job ID 6544 Remote Eligible Yes Date Posted 30/09/2024 Senior StaffASIC Digital Design EngineerSeeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting...
-
Physical Design Methodology Engineer, Staff
4 days ago
Ottawa, Ontario, H2B, Montréal, Canada Synopsys Full timeR&D Engineer, Staff/Sr StaffWe are looking for a R&D Engineer, Staff/Sr Staff to join the Digital Methodology Core Team (MCT). In this position, you will be expected to lead and oversee the integration, and continuous management of methodologies designed by this Core Team into Silicon IP teams. This is a matrix position where leading with influence and trust...
-
ASIC Digital Design Engineering Intern
4 days ago
Ottawa, Ontario, H2B, Montréal, Canada Synopsys Full timeYou Are:You are a highly motivated and innovative individual currently enrolled in a Computer Engineering or Electrical Engineering program, or similar. With a solid theoretical and practical background in high-speed data recovery circuits, you are eager to apply your knowledge in a real-world setting. You are familiar with Verilog and SystemVerilog and have...
-
Masters Intern ASIC Digital Design, Verification
1 month ago
Ottawa, Ontario, H2B, Montréal, Canada Synopsys Full timeJob Description and RequirementsStarting in 2024 or early 2025, this 8 to 16 months internship position is for Masters students enrolled in Electronics/Computer/Electrical Engineering programWhat you will learn:The following are examples of tasks that you would be doing during this internship.RTL coding and analog block modeling in...
-
ASIC Digital Design, Sr Engineer
4 days ago
Ottawa, Ontario, H2B, Montréal, Canada Synopsys Full timeCategory Engineering Hire Type Employee Job ID 5994 Remote Eligible No Date Posted 22/09/2024 Synopsys is at the heart of all the advanced silicon design, we supply the essential tools and intellectual properties to enable the semiconductor design, verification, and production. We’re powering all state-of-the-art design market with the world’s most...
-
Experienced Design Verification Engineer
4 days ago
Ottawa, Ontario, H2B, Montréal, Canada Synopsys Full timeCategory Engineering Hire Type Defined Term Emp. Job ID 6776 Remote Eligible Yes Date Posted 22/10/2024 Experienced Design Verification EngineerResponsibilitiesDefine verification plans and build verification environments for chip/module level designs using System Verilog with UVM.Apply advanced verification techniques like constrained random generation,...
-
Digital Verification Intern
4 days ago
Ottawa, Ontario, H2B, Montréal, Canada Synopsys Full timeThis Internship will be a duration of 16 Months for undergraduate (bachelors) students. Duration can be flexible For Masters Students. You'll be seated in our Ottawa office. As part of our team, you will get experience in:A experienced team will provide training to ramp you up to the position.Learning mixed-signal verification technicsDefining and...
-
Analog Design Engineer, Staff
4 days ago
Ottawa, Ontario, H2B, Montréal, Canada Synopsys Full timeCategory Engineering Hire Type Employee Job ID 4703 Remote Eligible No Date Posted 18/09/2024 Analog Design Engineer, StaffYou will be part of an R&D team developing high speed analog and mixed-signal integrated circuits of PAM4 SERDES IP. We are looking for an engineer with theoretical knowledge and practical experience to contribute to the team. You will...
-
Principal Project Engineering Manager
3 days ago
Ottawa, Ontario, H2B, Montréal, Canada Synopsys Full timeWe Are:At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the...
-
Ottawa, Ontario, H2B, Montréal, Canada Synopsys Part timeKey Program Facts:Program Length: 8 to 16 months Location: Mississauga, CanadaWorking Model: Onsite Full-Time/Part-Time: Full-TimeStart Date: Early 2025What You’ll Be Doing:RTL coding and analog block modeling in Verilog/System-Verilog.Assisting with verification of designed blocks.Analyzing Clock/Reset domain crossing issues.Debugging RTL and gate-level...
-
ASIC Digital Design Intern
3 days ago
Ottawa, Ontario, H2B, Montréal, Canada Synopsys Part timeJob Title: ASIC Digital Design Engineering Intern Key Program Facts:Program Length: This internship will last for a duration of 16 months for Undergraduate (Bachelor's) students. Duration can be flexible for Master's students.Location: Nepean, Ontario, CanadaWorking Model: Onsite Full-Time/Part-Time: Full-TimeStart Date: May 2025What You’ll Be...
-
AI Engineer, Staff
1 month ago
Ottawa, Ontario, H2B, Montréal, Canada Synopsys Full timeAI, Staff Engineer Job Summary: Synopsys’ Generative AI Center of Excellence defines the technology strategy to advance applications of Generative AI across the company. The GenAI COE pioneers the core technologies - platforms, processes, data, and foundation models - to enable generative AI solutions, and partners with business groups and corporate...
-
Principal Project Engineering Manager
4 days ago
Ottawa, Ontario, H2B, Montréal, Canada Synopsys Full timePrincipal Project Engineering ManagerWe are seeking an experienced and highly motivated Project Engineering Manager to join our team. The Project Manager will be responsible for leading cross-functional teams to deliver project(s) that span across the globe. This role involves managing Silicon IP projects from inception to completion, ensuring that they are...
-
Analog Design Senior Staff
4 days ago
Ottawa, Ontario, H2B, Montréal, Canada Synopsys Full timeCategory Engineering Hire Type Employee Job ID 6223 Remote Eligible Yes Date Posted 18/09/2024 Analog & Mixed Signal Circuit Design Engineer, Sr. StaffYou will be part of an R&D team developing high speed analog and mixed-signal integrated circuits for DDR/LPDDR PHY, High Bandwidth Memory (HBM) PHY, Universal Chiplet Interconnect Express (UCIe) PHY, and...
-
Analog Layout Design Engineer
4 days ago
Ottawa, Ontario, H2B, Montréal, Canada Synopsys Full timeCategory Engineering Hire Type Employee Job ID 6576 Remote Eligible No Date Posted 22/10/2024 In this role you will collaborate in the development of advanced analog integrated circuit designs using best-in-class Synopsys suite of tools. You will be working with local and global teams in developing layout for complex mixed-signal designs in the latest...
Staff ASIC Verification Engineer
3 months ago
Contribute significantly to verification infrastructure development.
Development of System Verilog/UVM-based protocol/traffic generators/checkers, development of test plan based on functional requirements as well as applicable standards requirements.
Requirements- Masters degree desired, Bachelor's degree in CS/EE is required.
- 8+ years of relevant experience in the ASIC verification field.
- Should have worked on developing/implementing test plans at the block or sub-chip levels for complex ASICs.
- Fluent in System Verilog and scripting languages such as Python.
- Must have intimate knowledge of UVM methodology.
- Knowledgeable about assertions and functional coverage.
- Experience with code coverage and formal verification tools; familiarity with evolving verification methodologies.
- Very good communication skills and ability and desire to work in a geographically diverse team environment.
- Will be responsible for the definition, development, and execution of self-checking tests for complex digital ASICs.
Knowledge of DSP and/or FEC will be desirable.
#J-18808-Ljbffr