Current jobs related to Staff ASIC Digital Design Engineer - Mississauga Ontario CW, Peel region - Synopsys
-
ASIC Digital Design Engineer
2 weeks ago
Mississauga, Ontario, C4W, Peel region, Canada Synopsys Full timeCategory Engineering Hire Type Employee Job ID 4470 Remote Eligible No Date Posted 23/08/2024 ASIC Digital Design EngineerWe Are:At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and...
-
Principal ASIC Digital Design Engineer
2 weeks ago
Mississauga, Ontario, C4W, Peel region, Canada Synopsys Full timeCategory Engineering Hire Type Employee Job ID 6271 Remote Eligible No Date Posted 19/09/2024 Our Silicon IP business is all about integrating more capabilities into an SoC-faster. We offer the world’s broadest portfolio of silicon IP-predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers...
-
ASIC Digital Design Engineering Intern
2 months ago
Mississauga, Ontario, C4W, Peel region, Canada Synopsys Full timeASIC Digital Design InternStarting in 2025, this 12/16-month internship position will be with our Solutions Group in Mississauga or Markham, Canada.What you will learn:The following are examples of tasks that our past interns were involved in:RTL coding, analog block modeling, and writing testbenches in SystemVerilog.Defining synthesis design constraints and...
-
ASIC Digital Design/Emulation, Staff Engineer
2 weeks ago
Kanata, Ontario, K0A, Ottawa region, Canada Synopsys Full timeCategory Engineering Hire Type Employee Job ID 7195 Remote Eligible No Date Posted 29/10/2024 We Are:At Synopsys, we drive innovations that shape our lives. Our technology powers the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, enabling high-performance silicon chips...
-
ASIC Physical Design, Staff Engineer
2 weeks ago
Kanata, Ontario, K0A, Ottawa region, Canada Synopsys Full timeCategory Engineering Hire Type Employee Job ID 7008 Remote Eligible No Date Posted 16/10/2024 ASIC Physical Design Engineer, StaffSeeking a highly motivated and innovative Physical Design Implementation Engineer for the Test Chip PHY team.Does this sound like a good role for you?The candidate will lead a team of engineers to develop a Test Chip PHY IP for...
-
Staff Analog Design Engineer
2 weeks ago
Mississauga, Ontario, C4W, Peel region, Canada Synopsys Full timeCategory Engineering Hire Type Employee Job ID 5301 Remote Eligible No Date Posted 23/08/2024 Job Responsibilities:Review SerDes standards and architecture documents to develop analog sub-block specifications.Identify and refine circuit implementations to achieve optimal power, area and performance targets.Propose design and verification strategies that...
-
ASIC Digital Design, Manager
2 weeks ago
Nepean, Ontario, K0A, Ottawa region, Canada Synopsys Full timeCategory Engineering Hire Type Employee Job ID 5494 Remote Eligible No Date Posted 22/09/2024 Synopsys is at the heart of all the advanced silicon design, we supply the essential tools and intellectual properties to enable semiconductor design, verification, and production. We’re powering all state-of-the-art design market with the world’s most advanced...
-
Sr. Staff Layout Design Engineer
2 weeks ago
Mississauga, Ontario, C4W, Peel region, Canada Synopsys Full timeCategory Engineering Hire Type Employee Job ID 5621 Remote Eligible No Date Posted 23/08/2024 As a Sr. Staff A&MS Layout Engineer you will collaborate in the development of advanced analog integrated circuit designs using best-in-class Synopsys suite of tools. You will be working with local and global teams in developing layout for complex mixed-signal...
-
Analog and Mixed Signal Design, Staff Engineer
2 weeks ago
Mississauga, Ontario, C4W, Peel region, Canada Synopsys Full timeCategory Engineering Hire Type Employee Job ID 5580 Remote Eligible No Date Posted 18/09/2024 Are you interested in contributing to the development of cutting-edge designs enabling the next generation of datacenters, automobiles, and communication networks?In this role, you will work on the design, development, and refinement of Multi-Gbps NRZ & PAM4 SERDES...
-
SerDes Physical Implementation, Staff Engineer
2 months ago
Mississauga, Ontario, C4W, Peel region, Canada Synopsys Full timeAs a SerDes Physical Implementation, Staff Engineer, the successful candidate will work on a variety of advanced SERDES developments including the latest 56/112/224G standards. The digital implementation organization is seeking a motivated person responsible for the physical implementation of complex IPs and testchips across multiple process technologies...
-
Mississauga, Ontario, C4W, Peel region, Canada Synopsys Full timeCategory Engineering Hire Type Employee Job ID 5636 Remote Eligible No Date Posted 18/09/2024 System Architecture TeamYou will be part of an R&D team developing 32Gbps NRZ and 112Gbps PAM4 serial-link transceivers. Specifically, you will be responsible for modelling, design, analysis, and algorithms the transmitter and receiver mixed signal (analog and...
-
Firmware Engineer, Staff
2 weeks ago
Mississauga, Ontario, C4W, Peel region, Canada Synopsys Full timeCategory Engineering Hire Type Employee Job ID 6275 Remote Eligible No Date Posted 08/09/2024 At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it...
-
ASIC Digital Design Engineering Intern
2 weeks ago
Nepean, Ontario, K0A, Ottawa region, Canada Synopsys Part timeJob Title: ASIC Digital Design Engineering InternKey Program Facts:Program Length: 16 months Location: Nepean, Ontario Working Model: Onsite Full-Time/Part-Time: Full-TimeStart Date: January 2025What You’ll Be Doing:Working on various aspects of DDR Firmware verification flow.Firmware simulation.Regression monitoring and scripting. Bug analysis.Testbench...
-
Serdes Digital Design
2 weeks ago
Mississauga, Ontario, C4W, Peel region, Canada Synopsys Full timeSynopsys technology is at the heart of innovations that are changing the way we live and work. Internet of Things. Autonomous cars. Wearables. Smart medical devices. Secure financial services. Machine learning and computer vision. These breakthroughs are ushering in the era of Smart, Secure Everything―where devices are getting smarter, everything’s...
-
System Architecture Team, Sr. Staff Engineer
2 weeks ago
Mississauga, Ontario, C4W, Peel region, Canada Synopsys Full timeCategory Engineering Hire Type Employee Job ID 6946 Remote Eligible No Date Posted 22/10/2024 System Architecture Team, Sr. Staff EngineerYou will be part of an R&D team developing 32Gbps NRZ and 112Gbps PAM4 serial-link transceivers. Specifically, you will be responsible for modelling, design, analysis, and algorithms the transmitter and receiver mixed...
-
ASIC Digital Design Engr, Sr II
2 weeks ago
Nepean, Ontario, K0A, Ottawa region, Canada Synopsys Full timeCategory Engineering Hire Type Employee Job ID 4870 Remote Eligible No Date Posted 23/08/2024 Our Silicon IP business is all about integrating more capabilities into an SoC-faster. We offer the world’s broadest portfolio of silicon IP-predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers...
-
Serdes Digital Design
2 weeks ago
Mississauga, Ontario, C4W, Peel region, Canada Synopsys Part timeJob Title: Digital Design InternshipKey Program Facts:Program Length: This internship will last for a duration of 16 months for undergraduate (Bachelor's) students. Duration can be flexible for Master's and PhD students.Location: Mississauga, CanadaWorking Model: Hybrid working (50% working from home / 50% office)Full-Time/Part-Time: Full-TimeStart...
-
Analog Design, Principal Engineer
2 weeks ago
Mississauga, Ontario, C4W, Peel region, Canada Synopsys Full timeCategory Engineering Hire Type Employee Job ID 5606 Remote Eligible No Date Posted 18/09/2024 We're looking for a Principal Analog Design Engineer to join our team.Does this sound like a good role for you?In this role, you will work on the design, development, and refinement of Multi-Gbps NRZ & PAM4 SERDES IP. You will be part of a fast-growing analog...
-
Senior Analog Design Engineer
2 weeks ago
Mississauga, Ontario, C4W, Peel region, Canada Synopsys Full timeCategory Engineering Hire Type Employee Job ID 5594 Remote Eligible No Date Posted 18/09/2024 In this role, you will work on the design, development, and refinement of Multi-Gbps NRZ & PAM4 SERDES IP. You will be part of a fast-growing analog and mixed signal R&D team developing high speed (>100Gbps) analog integrated circuits in the latest FinFET process...
-
Analog and Mixed Signal Design Engineer
2 weeks ago
Mississauga, Ontario, C4W, Peel region, Canada Synopsys Full timeCategory Engineering Hire Type Employee Job ID 5451 Remote Eligible No Date Posted 23/08/2024 We're looking for an Analog Design Engineer to join our team. Does this sound like a good role for you?In this role, you will work on the design, development, and refinement of Multi-Gbps NRZ & PAM4 SERDES IP. You will be part of a fast-growing analog and mixed...
Staff ASIC Digital Design Engineer
2 months ago
Our Silicon IP business is all about integrating more capabilities into an SoC-faster. We offer the world’s broadest portfolio of silicon IP-predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk.
Staff ASIC Digital Design Engineer
Seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation NRZ and PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer and data recovery circuits is a strong plus. The position offers an excellent opportunity to work with an expert team of digital and mixed-signal engineers responsible for delivering high-end mixed-signal designs from specification development to performing functional and performance tests on prototype test-chips.
The PHY IP development is very dynamic and provides an endless list of challenges. The candidate would have an initial training done by the top experts in the field as well as continuous on the job training and assignments. The work is very challenging, not only given the constant technological changes but also given the ownership and the need to charter unknown waters.
Key Qualifications
- BSEE or MSEE plus a minimum of 8 years of digital design and verification experience in the industry
- Good experience in writing block-level test-cases including constrained directed random tests
- Must be familiar with Verilog and VCS. Good knowledge of back-end synthesis tools DC/PT is required
- Must have knowledge of digital design methodologies, ATE production testing, DFT insertion, Synthesis constraints and flows
- Scripting experience in Shell, Perl, Python and TCL is a plus
- Good theoretical and practical understanding of digital signal processing and data recovery circuits is required
- Good communication skills for interacting between different design groups and customer support teams are required
- Must be self-motivated, proactive, and able to balance good design quality while meeting tight deadlines
- Resolves issues in creative ways and exercises independent judgment in selecting methods and techniques to obtain solutions
- May guide more junior peers with aspects of their job. Networks with senior internal and external personnel in own area of expertise
- Must exhibit ability to produce good results as an individual and team contributor
- RTL coding, modeling of analog blocks, and writing complex system-level test-benches in Verilog
- Defining synthesis design constraints and resolving STA issues as well as gate-level simulation failures
- Defining Clock/Reset domain crossing design constraints and evaluating violations using CDC/RDC tools
- Enhancing and maintaining existing SERDES PHY IPs supporting multiple protocols
- Interacting with Application Engineers for customer support and resolving technical issues with Analog and P&R teams
